Mathias Beaulieu-Duncan
66a3d11984
All checks were successful
Build Talos CM5 Image / build (push) Successful in 3m25s
Adds dtparam=pciex1_gen=3 to config.txt overlay. Benchmarked Gen 2 baseline on all 3 pg nodes showing consistent ~375 MB/s write throughput, bottlenecked by the Gen 2 x1 lane limit. Co-Authored-By: Claude Opus 4.6 <noreply@anthropic.com>
8 lines
198 B
Plaintext
8 lines
198 B
Plaintext
# CM5 Overclock — 2.6GHz stable on Compute Blade with heatsink
|
|
arm_freq=2600
|
|
over_voltage_delta=50000
|
|
arm_boost=1
|
|
|
|
# Enable PCIe Gen 3 for NVMe (~800 MB/s vs ~400 MB/s Gen 2)
|
|
dtparam=pciex1_gen=3
|